Memory Region - PPU Background Tile Table: Difference between revisions

From NerdConsole
Jump to navigationJump to search
(Created page with "'''Address Range:''' <span class='mono'>$4000 - $5FFF</span> Size: 8,192 bytes First, set the Extended RAM Select register in the Control Page to bank 255 to redirect Extended RAM to be redirected to the PPU. Then, writing data to this address range is interpreted as data in the Background Tile Table. This data is arranged into 8x8 tiles that use 8, 16, 24, 32...")
 
No edit summary
 
Line 9: Line 9:
Then, writing data to this address range is interpreted as data in the [[Tile Tables|Background Tile Table]]. This data is arranged into [[Tile Formats|8x8 tiles]] that use 8, 16, 24, 32, 40, or 48 bytes each depending on the current [[Graphics Modes|Graphics Mode]].   
Then, writing data to this address range is interpreted as data in the [[Tile Tables|Background Tile Table]]. This data is arranged into [[Tile Formats|8x8 tiles]] that use 8, 16, 24, 32, 40, or 48 bytes each depending on the current [[Graphics Modes|Graphics Mode]].   


There are 16 [[Tilesets]] that can be selected manually using the [[Register - Tileset Select|Tileset Select Registers]] or can be used for extra backgrounds or [[Register - Tileset Cycle|tileset cycling]].  Whichever one is selected by those registers is the one where the data goes when writing to this region of memory.
There are 16 [[Tilesets|Background Tilesets]] that can be selected manually using the [[Register - Tileset Select|Tileset Select Registers]] or can be used for extra backgrounds or [[Register - Tileset Cycle|tileset cycling]].  Whichever one is selected by those registers is the one where the data goes when writing to this region of memory.


Return to [[Memory Regions]].
Return to [[Memory Regions]].
{{#css:User:NerdOfEpic/builtin-palette.css}}
{{#css:User:NerdOfEpic/builtin-palette.css}}

Latest revision as of 19:09, 28 January 2024

Address Range:

$4000 - $5FFF

Size: 8,192 bytes

First, set the Extended RAM Select register in the Control Page to bank 255 to redirect Extended RAM to be redirected to the PPU.

Then, writing data to this address range is interpreted as data in the Background Tile Table. This data is arranged into 8x8 tiles that use 8, 16, 24, 32, 40, or 48 bytes each depending on the current Graphics Mode.

There are 16 Background Tilesets that can be selected manually using the Tileset Select Registers or can be used for extra backgrounds or tileset cycling. Whichever one is selected by those registers is the one where the data goes when writing to this region of memory.

Return to Memory Regions.